Test Waveform Generator System Fermilab February 5th, 2004

Stefano Rapisarda, Gustavo Cancelo, Neal Wilcer

TWG Prototype System status

Software:

-) No relevant changes to report.

Hardware:

-) No relevant changes to report.

Work in progress:

- -) Still working on modification of Xilinx firmware to use SCL timing for triggering [Report Dec 11 2003].
- -) Implementation of filtering (in the amplification stages) to limit bandwidth of output signals [Report Nov 13 2003].
- -) Investigating improvements of the system clock (currently 40 MHz) [Report Oct 30, 2003].
- -) Documentation/web page updates.

TWG System

Work in progress on:

-) Specification proposal.

Comments and ideas are very welcome [Report Nov 13 2003].

TWG Documentation (including this report):

http://www-ese.fnal.gov/D0Cal TWG/